

display, otherwise the command to redraw the display waits for a vertical synchronization signal to occur.

11. (New) A system according to claim 5 wherein said creation may occur immediately when the vertical synchronization signal had occurred since the deletion.

12. (New) A system according to claim 5 wherein the creation is delayed until the vertical synchronization signal occurs.

REMARKS

Attached is the clean version of the claims and new paragraphs as required in Section 1.121(4) (ii).

The application should now be in condition for examination, which is respectfully requested.

Respectfully Submitted

HEAD, JOHNSON & KACHIGIAN

Dated: 27 September 2001

BY: Mark G. Kachigian  
Mark G. Kachigian, Reg. No. 32,840  
228 West 17th Place  
Tulsa, Oklahoma 74119  
(918) 584-4187  
Attorneys for Applicant

New Header to be Inserted on Page 1, before line 1:

**--CROSS-REFERENCE TO RELATED APPLICATION**

This application claims priority to British Patent Application No.  
0023998.8 filed 30 September 2000

**BACKGROUND OF THE INVENTION**

0965190 092701  
10/260 06159660

Header to be inserted into Page 2

## SUMMARY OF THE INVENTION

### Replacement Paragraphs to be Inserted into Page 2

In practice, the generation of such artefacts are usually avoided by waiting for the generation of a Vertical synchronization (vsync) signal to occur on the display screen after any change to the linked list has been made.

The aim of the present invention is to provide a method whereby upon changing an OSD, the system can, if necessary, await the vsync signal prior to the new display but, if not necessary, need not wait, thereby avoiding unnecessary delay.

09965190.092704  
10/22/00 06:59:56

**Headers to be Inserted into Page 4:**

**BRIEF DESCRIPTION OF THE DRAWINGS**

**DESCRIPTION OF THE PREFERRED EMBODIMENTS**

**New Paragraph to be inserted into Page 4:**

Figure 1 shows the system according to the present invention.

**Replacement Paragraph to be Inserted Into Page 4:**

In conventional procedures, when a vertical synchronization pulse occurs at point A in Figure 1, the device register associated with the field at that location is read, and the header of the OSD region it references is also read. At this time,

09965490.092701

**New Paragraph for Page 6 to be Inserted After the Last Line:**

While the invention has been described with a certain degree of particularity, it is manifest that many changes may be made in the details of construction and the arrangement of components without departing from the spirit and scope of this disclosure. It is understood that the invention is not limited to the embodiments set forth herein for purposes of exemplification, but is to be limited only by the scope of the attached claim or claims, including the full range of equivalency to which each element thereof is entitled.

095150:092704  
T02260:0515560